

Final Project Report

Analog IC design

B05901088 黃士銘

(a) Design Procedure




Fig. 1 Op-amp Structure

1. Gain Arrangement

Telescopic Op should produce larger gain than the second stage. Originally, I set **the first stage gain to be 150 and the second stage gain to be 20.**

2. Current Arrangement

The total power should not exceed 2mW, thus the total current should not exceed $\frac{2\text{mW}}{1.5\text{V}} = 1.33\text{mA}$. At the first glance, I thought that the 2pF load at Vout would be harder for the second stage to drive.

Therefore, I **arrange 0.5mA for the first stage and 0.8mA for the second stage.** However, in the final optimization, the current of the second stage can be cut down to 0.5mA as well.

3. First Stage Vov Design

Suppose that the gain of the second stage is 20. The first stage output swing should be at least $\frac{0.75\text{V}}{20} = 0.0375\text{V}$.

Supposed that I reserved 0.1V for deep-triode-current- source MMI, and 0.1V for the output swing, I still have $\frac{1.3\text{V}}{4} = 0.325\text{V}$ reserved for $M_{1\sim 8}$,

it is way to big than necessary. Thus I set **Vov = 0.2V for $M_{1\sim 8}$ in the end.**

4. First Stage Aspect Ratio

After the determination of current and Vov of each transistor, I can calculate the aspect ratio of all transistors.

5. Second Stage Vov Design

$V_{sg9,10}$ would be determined by $V_{x,y\text{ com}}$. In this case, **$V_{sg9,10}$ is 0.8V.** With the Implementation of CMFB loop in the second stage (red lines in Fig.1), the **$V_{gs11,12}$ is at 0.7V.**

6. Second Stage Aspect Ratio

With $V_{g,s}$ and current budgets determined, the aspect ratio can also be calculated.

7. Improving Output Resistance

Amid the design, I was frustrated by the gain of first stage. After the examination of output resistance in .lis file, I discovered that the output resistance of NMOS is only a third of PMOS. Therefore, **I tripled the W and L of NMOS,** and the gain boosted a lot.

8. Phase Margin Improvement

Without any capacitor compensation, there was no phase margin left for the circuit.




Fig. 2 Gain/PM of original Op-amp

The unity gain frequency should be 34MHz so as to get 60° phase margin. R_{out} of the first stage is $68k\Omega$ and the gain of the second stage is 23. Therefore, the Miller's compensation Capacitor should be:

$$C_c = \frac{1}{R_{out} \cdot \omega_{3dB} \cdot A_{v2}} = 10pF$$




Fig. 3 Gain/PM with Miller's Compensation

Because of another zero introduced by g_{m9} and C_c , there is still no phase margin left. A R_z is needed to compensate the new zero:

$$R_{z_{thm}} = \frac{1}{g_{m9}} \approx 500$$

The Bode' plot then looks like a simple pole system. **Phase margin reaches 80°** , which is very stable.




Fig. 4 Gain/PM of Op-amp with C_c and R_z

(a) Common Mode Feed Back

1. First Stage

The First Stage CMFB Loop is shown with Blue line. R_1 and R_2 would sense the common mode of V_x and V_y , which would become the gate voltage of M_{M1} . The design flow of this circuit is listed below:




Fig. 5 CMFB Circuit of Op-amp

1. Select big resistance (1Meg) to construct the DC voltage of the whole circuit.
2. Examine .lis file and calculate R_{out} at V_x . R_1 and R_2 should only be comparable to R_{out} , thus they can be reduced to **100k** to cut down the area consumption.
3. Do the DC and AC analysis again to ensure that the open loop gain is still enough to meet the spec.

2. Second Stage

The second stage feedback loop is drawn by the red line. R_3 and R_4 sense the common mode of $V_{out1, out2}$, and create a negative feedback by

controlling the gate voltage of $M_{11,12}$.

The design flow is similar to the first stage feed back loop. To ensure that V_{out} is biased properly, the V_{out} common mode can be adjusted by modifying the aspect ratio of $M_{9\sim 12}$.

3. Result

The feedback loop would set $V_{x,y}$ at 0.7V and $V_{out1,out2}$ at around 0.7V. $R_1 = R_2 = 100k\Omega$; $R_3 = R_4 = 500k\Omega$. Due to the application of CMFB Loop, the circuit is much resistant to processing variations and easier to design.

(b) Verify the Specifications

1. Open Loop Gain

$$A_0 = 3715 = 71.4\text{dB}$$




Fig. 6 Bode Plot of Op-amp

2. Unity Gain Bandwidth/Phase Margin

$$\omega_t = 49.6\text{GHz}; \text{PM} = 80^\circ$$




Fig. 7 ω_t /PM of Op-amp

3. Closed Loop

Using 10k Ω /20k Ω Resistor to produce 6.01dB closed loop gain




Fig. 8 Closed loop Bode plot of Op-amp

4. Slew Rate

It takes 6.65ns to go from -0.2V to 0V, so the slew rate is:

$$\frac{0.2\text{V}}{6.65\text{ns}} = 30\text{V}/\mu\text{s}$$




Fig. 9 Step Response of closed loop Op-amp

5. Power

The total power dissipation is 1.932mW




Fig. 10 Power Consumption of Op amp in .lis file

6. Output Differential Swing

Measured at closed loop gain = 2. The green line is $(v_{out1}-v_{out2})$ and red line is $(v_{s1}-v_{s2})$. The linear range of $(v_{out1}-v_{out2})$ goes from -1.3V to 1.3V, which means that **output differential swing is 2.6V**




Fig. 11 Output Swing of Op-amp

(C) Settling Time/PSRR

1. Settling Time

Sending $\pm 0.1V_{ac}$ to input, the output swing should be $\pm 0.2V$. To observe the settling time with error less than 1%, the time between $-2V$ and $0.198V$, which is **33.7ns**.




Fig. 12 Step response of closed loop Op-amp

2. PSRR


The mid band PSRR is around $-212dB$, and PSRR reach $-270dB$ at high frequency. This measurement exhibits that OP-amp is very resistant to Power supply noise.




Fig. 13 PSRR of Op-amp

(D) Extra Test: PVT Test


SS: gain = 69.8dB, PM = 70°




FS: gain = 70.8dB, PM = 50°



SF break



FF: gain=68.6dB phase=90°



The circuit can sustain most of process variations, and with still acceptable PM. However, when it goes to SF region, the circuit tends to break.